Design and analysis of multi valued analog to digital converter /
Complexity of silicon integrated circuits (IC) in very large scale of integration (VLSI) using binary logic is reaching a point where most of the silicon area is occupied with interconnecting lines among devices on the chip, which represents a drawback of the approach. First implication of the high...
Saved in:
主要作者: | Farhana, Soheli |
---|---|
格式: | Thesis |
語言: | English |
出版: |
Kuala Lumpur :
Kulliyyah of Engineering, International Islamic University Malaysia,
2012
|
主題: | |
在線閱讀: | http://studentrepo.iium.edu.my/handle/123456789/4440 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A 9b 12.5Ms/s pipelined CMOS analog to digital converter design /
由: Li, Feng
出版: (1997) -
An efficient architecture of 8-bit CMOS analog-to-digital converter /
由: Tan, Philip Beow Yew
出版: (2000) -
Constant frequency variable power factor control of single phase boost AC-DC converter /
由: Kannan Nagaswamy
出版: (1998) -
Design and analysis of a first-order sigma-delta converter with CMOS-MEMS differential capacitive sensor /
由: Ma, Li Ya
出版: (2012) -
High speed, high resolution comparator for A/D applications /
由: Raman, R. Sundar
出版: (1996)