High-Performance CMOS Clock And Data Recovery Circuit
In this dissertation, the design of a 5Gb/s CDR circuit in Taiwan Semiconductor Manufacturing Corporation (TSMC) 0.18 -1.8V standard CMOS process based on a linear half-rate linear architecture is presented. Half-rate architecture allows a voltage controlled oscillator (VCO) to run at one-half of it...
Saved in:
主要作者: | Tan, Kok Siang |
---|---|
格式: | Thesis |
出版: |
2006
|
主题: | |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Bayesian random forests for high-dimensional classification and regression with complete and incomplete microarray data
由: Oyebayo, Olaniran Ridwan
出版: (2018) -
Grouping and deploying fine-grained tasks on grid by learning performance data
由: Muthuvelu, Nithiapidary
出版: (2011) -
Neural Network Based Lossless Data Compression Schemes For Telemetry Data
由: N. Rajasvaran, R.Logeswaran
出版: (2000) -
Neural Network Based Lossless Data Compression Schemes For Telemetry Data
由: N. Rajasvaran, R.Logeswaran
出版: (2000) -
A Study On Data Mining Technology And Implementing Of A Data Mining Application For Sales Predictive Analysis
由: Koh, Sze Kiat
出版: (2005)