Mathematical modelling and characterisation of low power Hetero-Gate-Dielectric tunnel field effect transistor
The reduction of power consumption is a crucial aspect of the design of submicron logic circuits, which can be accomplished by scaling the supply voltage. Contemporary Field Effect Transistor (FET) circuits necessitate a minimum of 60 mV of gate voltage to achieve superior current drive at room temp...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2022
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|