Fast-Lock Low -Jitter Delay Locked Loop
In this thesis, an improved phase frequency detector (PFD) and dual charge pump architecture for fast-lock low -jitter delay-locked loop (DLL) is proposed and analyzed.
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2007
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|