Fast-Lock Low -Jitter Delay Locked Loop
In this thesis, an improved phase frequency detector (PFD) and dual charge pump architecture for fast-lock low -jitter delay-locked loop (DLL) is proposed and analyzed.
Saved in:
Main Author: | Soh, Lip Kai |
---|---|
Format: | Thesis |
Published: |
2007
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Synchronization of single-phase inverter with grid connection system by using enhanced phase locked loop method
by: Abdullah, Muhammad Zulkarnain
Published: (2018) -
Smart door lock based on bluetooth and IoT
by: Hashim Al-Tuma, Khalid Asaad
Published: (2019) -
Simulation studies of 30 MHz phase-locked loop coherent receiver
by: Abdul Wahab, Fauzi
Published: (2005) -
A low power and fast CMOS arithmetic logic unit
by: Zulkifli, Nur Umaira
Published: (2015) -
Dual-band microstrip loop antenna for wireless application
by: Ali Saad, Ahmad Mabrook
Published: (2013)