Fast-Lock Low -Jitter Delay Locked Loop
In this thesis, an improved phase frequency detector (PFD) and dual charge pump architecture for fast-lock low -jitter delay-locked loop (DLL) is proposed and analyzed.
Saved in:
主要作者: | Soh, Lip Kai |
---|---|
格式: | Thesis |
出版: |
2007
|
主题: | |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Synchronization of single-phase inverter with grid connection system by using enhanced phase locked loop method
由: Abdullah, Muhammad Zulkarnain
出版: (2018) -
Smart door lock based on bluetooth and IoT
由: Hashim Al-Tuma, Khalid Asaad
出版: (2019) -
Simulation studies of 30 MHz phase-locked loop coherent receiver
由: Abdul Wahab, Fauzi
出版: (2005) -
A low power and fast CMOS arithmetic logic unit
由: Zulkifli, Nur Umaira
出版: (2015) -
Dual-band microstrip loop antenna for wireless application
由: Ali Saad, Ahmad Mabrook
出版: (2013)