Fast-Lock Low -Jitter Delay Locked Loop
In this thesis, an improved phase frequency detector (PFD) and dual charge pump architecture for fast-lock low -jitter delay-locked loop (DLL) is proposed and analyzed.
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 出版: |
2007
|
| 主题: | |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|