Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
This thesis proposes two new techniques for the design of full adder circuits namely, Mixed-Shannon and Shannon circuits. The Mixed-Shannon adder cell is developed using the MCIT for the sum operation and the Shannon based technique for the carry. In the second technique approach, the full adder cir...
Saved in:
主要作者: | C., Senthilpari |
---|---|
格式: | Thesis |
出版: |
2009
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
VLSI Design Of A Bit Serial Arithmetic Logic Unit
由: Lee, Tiong Kiat
出版: (2003) -
A low power and fast CMOS arithmetic logic unit
由: Zulkifli, Nur Umaira
出版: (2015) -
Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
由: Lim, Nguk Jie
出版: (2015) -
Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
由: Tan , Beng Ghee
出版: (2016) -
Design of Power Efficient 32-kilobit Memory Compiler for Variability Tolerance
由: Saadatzi, Mohammadsadegh
出版: (2015)