Low Power Design And Layout Techniques For CMOS Mixed - Signal Circuits
This thesis investigates the proposed layout techniques that imitates the triple well process by doing it on the conventional process technology. This proposed layout is fabricated and the results show that the layout techniques managers to change the threshold voltage. However, there are certain is...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 出版: |
2009
|
| 主题: | |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
| 总结: | This thesis investigates the proposed layout techniques that imitates the triple well process by doing it on the conventional process technology. This proposed layout is fabricated and the results show that the layout techniques managers to change the threshold voltage. However, there are certain issues that need to be dealt with the drain current effects of the layout. |
|---|