Low Power Design And Layout Techniques For CMOS Mixed - Signal Circuits
This thesis investigates the proposed layout techniques that imitates the triple well process by doing it on the conventional process technology. This proposed layout is fabricated and the results show that the layout techniques managers to change the threshold voltage. However, there are certain is...
Saved in:
主要作者: | Abdul Khalek, Mohd Faizal |
---|---|
格式: | Thesis |
出版: |
2009
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Analysis on layout dependent defects of CMOS digital circuit
由: Mat Safri, Norlaili
出版: (1999) -
Low power cmos potentiometric circuit design for label-free DNA detection
由: Khalid, Muhammad Harris
出版: (2019) -
IC Design Of A Passive RFID Transponder With The Implementation Of Internal Mixed Signal ESD Protection Circuit
由: Khaw, Mei Kum
出版: (2008) -
Random power supply as a test vector to expose soft defects in CMOS digital circuits
由: Kamisian, Izam
出版: (2000) -
A study on ultra-low power and large-scale design of digital circuit for wireless communications
由: Zainal, Mohd Shamian
出版: (2010)