Low Power Design And Layout Techniques For CMOS Mixed - Signal Circuits

This thesis investigates the proposed layout techniques that imitates the triple well process by doing it on the conventional process technology. This proposed layout is fabricated and the results show that the layout techniques managers to change the threshold voltage. However, there are certain is...

Full description

Saved in:
Bibliographic Details
Main Author: Abdul Khalek, Mohd Faizal
Format: Thesis
Published: 2009
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items