Design of low-power multiplexer-based adders for digital infinite impulse response filter
Addition is a fundamental arithmetic operation used extensively in many Very Large Scale Integration (VLSI) systems, such as application-specific Digital Signal Processing (DSP) and microprocessor systems. This thesis presents a novel high-speed and high-performance multiplexer-based full adder cell...
Saved in:
Main Author: | Murthy, G. Ramana |
---|---|
Format: | Thesis |
Published: |
2012
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Sensorless operation of permanent magnet brushless dc motor based on infinite impulse response digital filter.
by: Faeq, Maher
Published: (2010) -
Design Of Power Efficient Pass Transistor Logic Based Full Adder Circut For Digital Finite Impluse Response Filter
by: Subramaniam, Shahmini
Published: (2019) -
Systolic array architecture and its application in finite impulse response filter design
by: Kadir, Ezdiani Idayu
Published: (2013) -
Built-in self-test method at register transfer level design for finite impulse response filter, infinite impulse response filter and greatest common divisor calculator
by: Aris, Muhammad Farhan
Published: (2010) -
Improvement Of Quantized Adaptive Switching Median Filter For Impulse Noise Reduction In Grayscale Digital Image
by: Abdalameer, Ahmed Khaldoon
Published: (2017)