RISC Design: Synthesis Of The MIPS Processor Core
The idea of this project was to create a microprocessor as a building block in VHDL that later easily can be included in a larger design. MIPS (Microprocessor without Interlocked Pipeline Stages) is an example of a modern RISC (Reduced Instruction Set Computer) had been chosen for this project base...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2003
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|