Finite Impulse Response Filter Design Using VHDL
The report discusses the innovative approach of designing a Finite Impulse Response filter, using IEEE floating point arithmetic. A design is writen in VHDL code.
Saved in:
Main Author: | |
---|---|
Format: | Thesis |
Published: |
2003
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
my-mmu-ep.963 |
---|---|
record_format |
uketd_dc |
spelling |
my-mmu-ep.9632010-07-14T02:30:48Z Finite Impulse Response Filter Design Using VHDL 2003-03 Ong, Poay Yin TK7800-8360 Electronics The report discusses the innovative approach of designing a Finite Impulse Response filter, using IEEE floating point arithmetic. A design is writen in VHDL code. 2003-03 Thesis http://shdl.mmu.edu.my/963/ http://myto.perpun.net.my/metoalogin/logina.php masters Multimedia University Research Library |
institution |
Multimedia University |
collection |
MMU Institutional Repository |
topic |
TK7800-8360 Electronics |
spellingShingle |
TK7800-8360 Electronics Ong, Poay Yin Finite Impulse Response Filter Design Using VHDL |
description |
The report discusses the innovative approach of designing a Finite Impulse Response filter, using IEEE floating point arithmetic. A design is writen in VHDL code. |
format |
Thesis |
qualification_level |
Master's degree |
author |
Ong, Poay Yin |
author_facet |
Ong, Poay Yin |
author_sort |
Ong, Poay Yin |
title |
Finite Impulse Response Filter Design Using VHDL |
title_short |
Finite Impulse Response Filter Design Using VHDL |
title_full |
Finite Impulse Response Filter Design Using VHDL |
title_fullStr |
Finite Impulse Response Filter Design Using VHDL |
title_full_unstemmed |
Finite Impulse Response Filter Design Using VHDL |
title_sort |
finite impulse response filter design using vhdl |
granting_institution |
Multimedia University |
granting_department |
Research Library |
publishDate |
2003 |
_version_ |
1747829274002325504 |