Development Of QRS Detection Algoritm For FPGA Implementation
The main objective of this research is to design a chip using the best -optimized QRS complex detection algorithm for FPGA. Hence, VHDL behavioral and structural modeling techniques will be essential part of the design.
Saved in:
主要作者: | Ong, Seng Hooi |
---|---|
格式: | Thesis |
出版: |
2003
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
由: Ahmad, Nabihah @ Nornabihah
出版: (2005) -
Development Of Test Platform Of Fpga Interconnect To Capture Marginal Open Defect
由: Mohamed Sultan, Fahmy Hafriz
出版: (2015) -
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
由: Bakar, Maya Abu
出版: (2015) -
Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
由: Hiew, Fu San
出版: (2006) -
Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
由: Yusni, Nur Amalina Aiza
出版: (2015)