A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar
An iterative mincut heunstic for partitioning networks is presented whose worst case computation time, per pass, grows linearly with the size of the network. In practice, only a very small number of passes are typicaUy needed. To deal with cells of various size , the algorithm progresses by moving o...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
1997
|
| 在线阅读: | https://ir.uitm.edu.my/id/eprint/101532/1/101532.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
| id |
my-uitm-ir.101532 |
|---|---|
| record_format |
uketd_dc |
| spelling |
my-uitm-ir.1015322024-09-14T07:46:42Z A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar 1997 Omar, Burhanuddin An iterative mincut heunstic for partitioning networks is presented whose worst case computation time, per pass, grows linearly with the size of the network. In practice, only a very small number of passes are typicaUy needed. To deal with cells of various size , the algorithm progresses by moving one cell at a time between the blocks of the partition while maintaining a desired based on the size of the blocks rather than the number of cells per block. The program is being develop using this algorithm. The evaluation and comparison also been carried out between this method and Kernighan-Lin method. 1997 Thesis https://ir.uitm.edu.my/id/eprint/101532/ https://ir.uitm.edu.my/id/eprint/101532/1/101532.pdf text en public degree Universiti Teknologi MARA (UiTM) Faculty Of Electrical Engineering |
| institution |
Universiti Teknologi MARA |
| collection |
UiTM Institutional Repository |
| language |
English |
| description |
An iterative mincut heunstic for partitioning networks is presented whose worst case computation time, per pass, grows linearly with the size of the network. In practice, only a very small number of passes are typicaUy needed. To deal with cells of various size , the algorithm progresses by moving one cell at a time between the blocks of the partition while maintaining a desired based on the size of the blocks rather than the number of cells per block. The program is being develop using this algorithm. The evaluation and comparison also been carried out between this method and Kernighan-Lin method. |
| format |
Thesis |
| qualification_level |
Bachelor degree |
| author |
Omar, Burhanuddin |
| spellingShingle |
Omar, Burhanuddin A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar |
| author_facet |
Omar, Burhanuddin |
| author_sort |
Omar, Burhanuddin |
| title |
A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar |
| title_short |
A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar |
| title_full |
A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar |
| title_fullStr |
A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar |
| title_full_unstemmed |
A study on the VLSI partitions: the implementation of Fiduccia-Mattheyses algorithm / Burhanuddin Omar |
| title_sort |
study on the vlsi partitions: the implementation of fiduccia-mattheyses algorithm / burhanuddin omar |
| granting_institution |
Universiti Teknologi MARA (UiTM) |
| granting_department |
Faculty Of Electrical Engineering |
| publishDate |
1997 |
| url |
https://ir.uitm.edu.my/id/eprint/101532/1/101532.pdf |
| _version_ |
1811769171963281408 |