Clock gating techniques using 0.18um CMOS technology / Muhammad Syafiq Ab Rahim
This thesis presents a study of clock gating techniques using 0.18um CMOS technology. The objective of this paper is to study the speed of the clock gating technique. Another objective of this paper is to study the power consumption of the clock gating technique. Today’s consumer demands more functi...
Saved in:
主要作者: | Ab Rahim, Muhammad Syafiq |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2011
|
在线阅读: | https://ir.uitm.edu.my/id/eprint/102656/1/102656.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Design of 8T SRAM and sense amplifier 0.18um CMOS technology / Rozita Muhammad
由: Muhammad, Rozita
出版: (2013) -
Design and stimulation of a tunable band pass filter using 0.18 um CMOS /
由: Thangasamy, Veeraiyah
出版: (2011) -
Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
由: Rosdan, Md Aizuddin
出版: (2013) -
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
由: Khoo , Boon Hee
出版: (2017) -
Development Of Inductively-Degenerated LNA For W-CDMA Application Utilizing 0.18 Um RFCMOS Technology
由: Mohd. Noh, Norlaili
出版: (2009)