Clock gating techniques using 0.18um CMOS technology / Muhammad Syafiq Ab Rahim
This thesis presents a study of clock gating techniques using 0.18um CMOS technology. The objective of this paper is to study the speed of the clock gating technique. Another objective of this paper is to study the power consumption of the clock gating technique. Today’s consumer demands more functi...
Saved in:
Main Author: | Ab Rahim, Muhammad Syafiq |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2011
|
Online Access: | https://ir.uitm.edu.my/id/eprint/102656/1/102656.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of 8T SRAM and sense amplifier 0.18um CMOS technology / Rozita Muhammad
by: Muhammad, Rozita
Published: (2013) -
Design and stimulation of a tunable band pass filter using 0.18 um CMOS /
by: Thangasamy, Veeraiyah
Published: (2011) -
Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
by: Rosdan, Md Aizuddin
Published: (2013) -
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017) -
Development Of Inductively-Degenerated LNA For W-CDMA Application Utilizing 0.18 Um RFCMOS Technology
by: Mohd. Noh, Norlaili
Published: (2009)