Clock gating techniques using 0.18um CMOS technology / Muhammad Syafiq Ab Rahim
This thesis presents a study of clock gating techniques using 0.18um CMOS technology. The objective of this paper is to study the speed of the clock gating technique. Another objective of this paper is to study the power consumption of the clock gating technique. Today’s consumer demands more functi...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English |
| 出版: |
2011
|
| 在线阅读: | https://ir.uitm.edu.my/id/eprint/102656/1/102656.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
成为第一个发表评论!