Multi-sized output cache controllers / Mohd Naqib Johari
This thesis describes the design of a Multi-sized Output Cache Controller that will handle 2Kbyte 16 ways with 4 word block size cache. A cache controller is a device that used to sequences the read and write of the cache storage array [1]. Most of modern microprocessor is designed with multiple cor...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2013
|
| Subjects: | |
| Online Access: | https://ir.uitm.edu.my/id/eprint/102748/1/102748.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| id |
my-uitm-ir.102748 |
|---|---|
| record_format |
uketd_dc |
| spelling |
my-uitm-ir.1027482024-10-18T01:12:06Z Multi-sized output cache controllers / Mohd Naqib Johari 2013 Johari, Mohd Naqib Computer engineering. Computer hardware This thesis describes the design of a Multi-sized Output Cache Controller that will handle 2Kbyte 16 ways with 4 word block size cache. A cache controller is a device that used to sequences the read and write of the cache storage array [1]. Most of modern microprocessor is designed with multiple core architecture that will lead to massive traffic of cache data transfer. By taking the advantage of using temporal locality and spatial locality to the cache, the problem can be solved. With this solution, a controller that capable to handle huge amount of way and block size need to be designed. It also should have the capability overcome the cache coherence. This design will be implemented using Xilinx software. It was developed base on Verilog coding. Using the same software, a test bench was constructed to test the functionality of the controller. This cache controller consists of four stages, from request to read data. It had the capability to read and write to different agent on various output data size from 1byte till 16 byte. 2013 Thesis https://ir.uitm.edu.my/id/eprint/102748/ https://ir.uitm.edu.my/id/eprint/102748/1/102748.pdf text en public degree Universiti Teknologi MARA (UiTM) Faculty of Electrical Engineering |
| institution |
Universiti Teknologi MARA |
| collection |
UiTM Institutional Repository |
| language |
English |
| topic |
Computer engineering Computer hardware |
| spellingShingle |
Computer engineering Computer hardware Johari, Mohd Naqib Multi-sized output cache controllers / Mohd Naqib Johari |
| description |
This thesis describes the design of a Multi-sized Output Cache Controller that will handle 2Kbyte 16 ways with 4 word block size cache. A cache controller is a device that used to sequences the read and write of the cache storage array [1]. Most of modern microprocessor is designed with multiple core architecture that will lead to massive traffic of cache data transfer. By taking the advantage of using temporal locality and spatial locality to the cache, the problem can be solved. With this solution, a controller that capable to handle huge amount of way and block size need to be designed. It also should have the capability overcome the cache coherence. This design will be implemented using Xilinx software. It was developed base on Verilog coding. Using the same software, a test bench was constructed to test the functionality of the controller. This cache controller consists of four stages, from request to read data. It had the capability to read and write to different agent on various output data size from 1byte till 16 byte. |
| format |
Thesis |
| qualification_level |
Bachelor degree |
| author |
Johari, Mohd Naqib |
| author_facet |
Johari, Mohd Naqib |
| author_sort |
Johari, Mohd Naqib |
| title |
Multi-sized output cache controllers / Mohd Naqib Johari |
| title_short |
Multi-sized output cache controllers / Mohd Naqib Johari |
| title_full |
Multi-sized output cache controllers / Mohd Naqib Johari |
| title_fullStr |
Multi-sized output cache controllers / Mohd Naqib Johari |
| title_full_unstemmed |
Multi-sized output cache controllers / Mohd Naqib Johari |
| title_sort |
multi-sized output cache controllers / mohd naqib johari |
| granting_institution |
Universiti Teknologi MARA (UiTM) |
| granting_department |
Faculty of Electrical Engineering |
| publishDate |
2013 |
| url |
https://ir.uitm.edu.my/id/eprint/102748/1/102748.pdf |
| _version_ |
1818588047945498624 |