Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman

This thesis presents the comparative study on different type of multiplier in Verilog HDL (Hardware Description Language). Multiplier is one of the most important components in digital design system and embedded applications. This research study on the different type of multiplier on the algorithm,...

Full description

Saved in:

Bibliographic Details
Main Author:	Nik Azman, Nik Ahmad Afnan
Format:	Thesis
Language:	English
Published:	2018
Subjects:	Applications of electronics
Online Access:	https://ir.uitm.edu.my/id/eprint/102762/1/102762.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-uitm-ir.102762
record_format	uketd_dc
spelling	my-uitm-ir.1027622024-11-13T03:09:06Z Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman 2018 Nik Azman, Nik Ahmad Afnan Applications of electronics Computer engineering. Computer hardware This thesis presents the comparative study on different type of multiplier in Verilog HDL (Hardware Description Language). Multiplier is one of the most important components in digital design system and embedded applications. This research study on the different type of multiplier on the algorithm, implementation on Verilog and performance analysis. Today researches already creates so many type of multiplier. This paper helps by doing comparative study of some of this multiplier for future reference. Three type of multiplier used in this comparative study, that are Array, Vedic and Wallace with variation of 4-bits and 8-bits. This technical paper deals with design, synthesis and simulation using Quartus Prime 17.0 Lite Edition and Modelsim 10.5b. The performance of the multipliers is based on the report power and area. Quartus Prime 17.0 Lite Edition used to check the wire connectivity in logic and module of the design using RTL (Resistor-Transistor logic) circuit. To check the validity and functionality of the multiplier, Modelsim 10.5b software are used. The same input data is used on each multiplier because it is expected to get the same output. In this study, it shows that the performance of multiplier are depending on it algorithm. The algorithm of multiplier help the design become more better in performance of power and area when the number of bits changed. 2018 Thesis https://ir.uitm.edu.my/id/eprint/102762/ https://ir.uitm.edu.my/id/eprint/102762/1/102762.pdf text en public degree Universiti Teknologi MARA (UiTM) Faculty of Electrical Engineering
institution	Universiti Teknologi MARA
collection	UiTM Institutional Repository
language	English
topic	Applications of electronics Applications of electronics
spellingShingle	Applications of electronics Applications of electronics Nik Azman, Nik Ahmad Afnan Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman
description	This thesis presents the comparative study on different type of multiplier in Verilog HDL (Hardware Description Language). Multiplier is one of the most important components in digital design system and embedded applications. This research study on the different type of multiplier on the algorithm, implementation on Verilog and performance analysis. Today researches already creates so many type of multiplier. This paper helps by doing comparative study of some of this multiplier for future reference. Three type of multiplier used in this comparative study, that are Array, Vedic and Wallace with variation of 4-bits and 8-bits. This technical paper deals with design, synthesis and simulation using Quartus Prime 17.0 Lite Edition and Modelsim 10.5b. The performance of the multipliers is based on the report power and area. Quartus Prime 17.0 Lite Edition used to check the wire connectivity in logic and module of the design using RTL (Resistor-Transistor logic) circuit. To check the validity and functionality of the multiplier, Modelsim 10.5b software are used. The same input data is used on each multiplier because it is expected to get the same output. In this study, it shows that the performance of multiplier are depending on it algorithm. The algorithm of multiplier help the design become more better in performance of power and area when the number of bits changed.
format	Thesis
qualification_level	Bachelor degree
author	Nik Azman, Nik Ahmad Afnan
author_facet	Nik Azman, Nik Ahmad Afnan
author_sort	Nik Azman, Nik Ahmad Afnan
title	Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman
title_short	Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman
title_full	Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman
title_fullStr	Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman
title_full_unstemmed	Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman
title_sort	comparative study on different type of multiplier in verilog hdl / nik ahmad afnan nik azman
granting_institution	Universiti Teknologi MARA (UiTM)
granting_department	Faculty of Electrical Engineering
publishDate	2018
url	https://ir.uitm.edu.my/id/eprint/102762/1/102762.pdf
_version_	1818588050988466176

Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman

Similar Items