Logical effort base adder circuits transistor sizing using constriction factor and mutative variants of particle swarm optimization algorithm / Muhammad Aiman Johari
In Semiconductor world, the design and fabrication of Integrated Circuit (IC) associated with development time, operating speed and power requirements. The goodness of each design must be evaluated before it is chosen, especially on speed of the circuits where it represent the time taken to execute...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | https://ir.uitm.edu.my/id/eprint/21626/1/TM_MUHAMMAD%20AIMAN%20JOHARI%20EE%2015_5.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|