Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan

This paper presents a design and analysis of row decoder and row driver used for 2KB content addressable SRAM memory. The decoder and driver were designed in a custom analog design and layout using EDA Tools Software with 180 nm technology Iibrary. The designed was focusing on optimizing the propaga...

Full description

Saved in:

Bibliographic Details
Main Author:	Rosdan, Md Aizuddin
Format:	Thesis
Language:	English
Published:	2013
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	https://ir.uitm.edu.my/id/eprint/98391/1/98391.PDF
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-uitm-ir.98391
record_format	uketd_dc
spelling	my-uitm-ir.983912024-08-06T09:42:33Z Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan 2013 Rosdan, Md Aizuddin TK Electrical engineering. Electronics. Nuclear engineering This paper presents a design and analysis of row decoder and row driver used for 2KB content addressable SRAM memory. The decoder and driver were designed in a custom analog design and layout using EDA Tools Software with 180 nm technology Iibrary. The designed was focusing on optimizing the propagation delay and power consumption or dissipation because it is important to achieved fast SRAM transfer data with low power consumption. The row decoder and row driver was designed for 4-16 decoder using Pseudo NMOS. The finding reveals the improvement in propagation delay and power consumption or dissipation. From the finding, the propagation delay speed had improved by 21 ns to 6.18 ns and power dissipation had reduced from 600 mW to 177.54 u.s. The simulation results was referred to the FairChild Semiconductor MM74HC154 datasheet for comparison. The power consumption for the decoder design using Pseudo NMOS also reduced compare to the NAND gate structure. The layout of overall designed have shown the layout versus schematic (LVS) results is equivalent and no error in design rule check (DRC). 2013 Thesis https://ir.uitm.edu.my/id/eprint/98391/ https://ir.uitm.edu.my/id/eprint/98391/1/98391.PDF text en public degree Universiti Teknologi MARA (UiTM) Faculty Of Electrical Engineering
institution	Universiti Teknologi MARA
collection	UiTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Rosdan, Md Aizuddin Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
description	This paper presents a design and analysis of row decoder and row driver used for 2KB content addressable SRAM memory. The decoder and driver were designed in a custom analog design and layout using EDA Tools Software with 180 nm technology Iibrary. The designed was focusing on optimizing the propagation delay and power consumption or dissipation because it is important to achieved fast SRAM transfer data with low power consumption. The row decoder and row driver was designed for 4-16 decoder using Pseudo NMOS. The finding reveals the improvement in propagation delay and power consumption or dissipation. From the finding, the propagation delay speed had improved by 21 ns to 6.18 ns and power dissipation had reduced from 600 mW to 177.54 u.s. The simulation results was referred to the FairChild Semiconductor MM74HC154 datasheet for comparison. The power consumption for the decoder design using Pseudo NMOS also reduced compare to the NAND gate structure. The layout of overall designed have shown the layout versus schematic (LVS) results is equivalent and no error in design rule check (DRC).
format	Thesis
qualification_level	Bachelor degree
author	Rosdan, Md Aizuddin
author_facet	Rosdan, Md Aizuddin
author_sort	Rosdan, Md Aizuddin
title	Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
title_short	Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
title_full	Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
title_fullStr	Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
title_full_unstemmed	Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan
title_sort	row decoder and row driver custom design using 0.18 um cmos technology / md aizuddin rosdan
granting_institution	Universiti Teknologi MARA (UiTM)
granting_department	Faculty Of Electrical Engineering
publishDate	2013
url	https://ir.uitm.edu.my/id/eprint/98391/1/98391.PDF
_version_	1811768912815063040

Row decoder and row driver custom design using 0.18 um CMOS technology / Md Aizuddin Rosdan

Similar Items