Hardware implementation of RGB to HSL converter using FPGA

The RGB (Red, Green, Blue) colour model is the basic colour model and add together to produce full colour range. RGB is unable to produce sufficient information for digital image analysis. The HSL (Hue, Saturation, and Luminance) is another colour model for RGB. HSL is capable to provide other usefu...

Full description

Saved in:

Bibliographic Details
Format:	Thesis
Language:	English
Subjects:	Digital images Image analysis Field programmable gate arrays
Online Access:	http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/1/Page%201-24.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/2/Full%20text.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/4/Soon%20Voon%20Siew.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-unimap-77178
record_format	uketd_dc
spelling	my-unimap-771782022-11-24T07:48:03Z Hardware implementation of RGB to HSL converter using FPGA Phak Len, Eh Kan, Dr. The RGB (Red, Green, Blue) colour model is the basic colour model and add together to produce full colour range. RGB is unable to produce sufficient information for digital image analysis. The HSL (Hue, Saturation, and Luminance) is another colour model for RGB. HSL is capable to provide other useful information such as colour in degree, saturation of the colour and brightness of colour. These information are useful for image analysis. In this work, the implementation of RGB to HSL mathematic conversion algorithm in FPGA is using VHDL language. FPGA enables parallelism and pipelining capabilities to speed up conversion process of the processing steps and consumes only one cycle. The RGB to HSL equation is implemented by using two methods which are parallel and 7-stages pipeline architectures using VHDL language. Parallel architecture has only one clock period of data latency. These two methods can produce HSL value for each pixel without data latency from 10Hz to 150MHz. The parallel and pipeline architectures for RGB to HSL converter have achieved rate of accuracy with the hardware verification up to 99% and 98%, respectively. Universiti Malaysia Perlis (UniMAP) Thesis en http://dspace.unimap.edu.my:80/xmlui/handle/123456789/77178 http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/3/license.txt 8a4605be74aa9ea9d79846c1fba20a33 http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/1/Page%201-24.pdf 0c034222ac91b0b7021240a528b08079 http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/2/Full%20text.pdf 443a5c09848498cf15860de2e7a370a2 http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/4/Soon%20Voon%20Siew.pdf 6c1fee06d6f74ddff70f4f4e492c1686 Universiti Malaysia Perlis (UniMAP) Digital images Image analysis Field programmable gate arrays School of Computer and Communication Engineering
institution	Universiti Malaysia Perlis
collection	UniMAP Institutional Repository
language	English
advisor	Phak Len, Eh Kan, Dr.
topic	Digital images Image analysis Field programmable gate arrays
spellingShingle	Digital images Image analysis Field programmable gate arrays Hardware implementation of RGB to HSL converter using FPGA
description	The RGB (Red, Green, Blue) colour model is the basic colour model and add together to produce full colour range. RGB is unable to produce sufficient information for digital image analysis. The HSL (Hue, Saturation, and Luminance) is another colour model for RGB. HSL is capable to provide other useful information such as colour in degree, saturation of the colour and brightness of colour. These information are useful for image analysis. In this work, the implementation of RGB to HSL mathematic conversion algorithm in FPGA is using VHDL language. FPGA enables parallelism and pipelining capabilities to speed up conversion process of the processing steps and consumes only one cycle. The RGB to HSL equation is implemented by using two methods which are parallel and 7-stages pipeline architectures using VHDL language. Parallel architecture has only one clock period of data latency. These two methods can produce HSL value for each pixel without data latency from 10Hz to 150MHz. The parallel and pipeline architectures for RGB to HSL converter have achieved rate of accuracy with the hardware verification up to 99% and 98%, respectively.
format	Thesis
title	Hardware implementation of RGB to HSL converter using FPGA
title_short	Hardware implementation of RGB to HSL converter using FPGA
title_full	Hardware implementation of RGB to HSL converter using FPGA
title_fullStr	Hardware implementation of RGB to HSL converter using FPGA
title_full_unstemmed	Hardware implementation of RGB to HSL converter using FPGA
title_sort	hardware implementation of rgb to hsl converter using fpga
granting_institution	Universiti Malaysia Perlis (UniMAP)
granting_department	School of Computer and Communication Engineering
url	http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/1/Page%201-24.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/2/Full%20text.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77178/4/Soon%20Voon%20Siew.pdf
_version_	1776104246164324352

Hardware implementation of RGB to HSL converter using FPGA

Similar Items