Numerical simulations of innovative ground plane and double-gate configurations in thin-body and -buried oxide of SOI MOSFETS
The downscaling of transistors enables an increased in transistor density, faster switching speeds and greater complexity with no increase in power consumption. However, the scaling of the conventional planar MOS transistors appears to be reaching the end of the technology roadmap due to worsening...
Saved in:
Format: | Thesis |
---|---|
Language: | English |
Subjects: | |
Online Access: | http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77998/1/Page%201-24.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77998/2/Full%20text.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77998/4/Noraini%20Othman.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Electrical characterization of bulk traps and interface traps in the fully-depleted SOI MOSFET /
by: Lun, Zhao
Published: (2002) -
A study on the effects of design parameters on PD SOI MOSFET /
by: Nurul Azimah Ahmad Arzaai
Published: (2013) -
Carrier lifetime characterization techniques in SOI and bulk silicon /
by: Cheng, Zhiyuan
Published: (1999) -
A study on the impact of processing parameters on silicon-on-insulator power MOSFET /
by: Noraziah Abd Wahab
Published: (2013) -
Hot-carrier studies in submicrometer SOI and conventional MOSFETs /
by: Yip, Anselm
Published: (1998)