Design of High-Speed Multiplier with Optimised Builtinself-Test
Current trend in Integrated Circuits (IC) implementation such as System-on-Chip has contributed significant advantages in electronic product features such as high circuit performance with high number of functions, small physical area and high reliability. Since the development of System-on-Chip, whi...
Saved in:
主要作者: | Wan Hasan, Wan Zuha |
---|---|
格式: | Thesis |
語言: | English English |
出版: |
2000
|
主題: | |
在線閱讀: | http://psasir.upm.edu.my/id/eprint/10478/1/FK_2000_14.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
An efficient modified booth multiplier architecture
由: Razaidi, Hussin -
Multipliers from a vector-valued group algebra to a Lipschitz space /
由: Tay, Kian Boon
出版: (1989) -
On Young's inequality for convolution, Vilenkin Fourier series and Lipschitz multipliers /
由: Quek, Tong Seng
出版: (1979) -
Multiple group discriminant analysis /
由: Zulridah Mohd. Noor
出版: (1979) -
Peak to average power ratio reduction based on optimum phase sequence in orthogonal frequency division multiplexing systems
由: Mohammady, Somayeh
出版: (2012)