Design of High-Speed Multiplier with Optimised Builtinself-Test
Current trend in Integrated Circuits (IC) implementation such as System-on-Chip has contributed significant advantages in electronic product features such as high circuit performance with high number of functions, small physical area and high reliability. Since the development of System-on-Chip, whi...
محفوظ في:
المؤلف الرئيسي: | Wan Hasan, Wan Zuha |
---|---|
التنسيق: | أطروحة |
اللغة: | English English |
منشور في: |
2000
|
الموضوعات: | |
الوصول للمادة أونلاين: | http://psasir.upm.edu.my/id/eprint/10478/1/FK_2000_14.pdf |
الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
An efficient modified booth multiplier architecture
بواسطة: Razaidi, Hussin -
Multipliers from a vector-valued group algebra to a Lipschitz space /
بواسطة: Tay, Kian Boon
منشور في: (1989) -
On Young's inequality for convolution, Vilenkin Fourier series and Lipschitz multipliers /
بواسطة: Quek, Tong Seng
منشور في: (1979) -
Multiple group discriminant analysis /
بواسطة: Zulridah Mohd. Noor
منشور في: (1979) -
Peak to average power ratio reduction based on optimum phase sequence in orthogonal frequency division multiplexing systems
بواسطة: Mohammady, Somayeh
منشور في: (2012)