An Efficient Architecture of 8-Bit CMOS Analog-To-Digital Converter
An 8-bit CMOS analog-to-digital converter (ADC) has been designed by using a more efficient architecture, which is known as the simplified multistep flash architecture. This architecture can ultimately reduce the number of comparators needed in an ADC. For the same resolutions, the full-flash archit...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 语言: | English English |
| 出版: |
2000
|
| 主题: | |
| 在线阅读: | http://psasir.upm.edu.my/id/eprint/10664/1/FK_2000_47.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|