Design of 8-Bit CMOS Digital to Analog Converter

Digital to analog converter (DAC) is the main link between the digital and analog signal in the world of signal processing. High-speed DAC has been used widely as the data converter in video, radar and communication application. This project presents a high-speed current switching CMOS digital analo...

Full description

Saved in:

Bibliographic Details
Main Author:	Tan, Gim Heng
Format:	Thesis
Language:	English English
Published:	2001
Subjects:	Metal oxide semiconductors Complementary - Computer-aided design
Online Access:	http://psasir.upm.edu.my/id/eprint/11023/1/FK_2001_40_A.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-upm-ir.11023
record_format	uketd_dc
spelling	my-upm-ir.110232011-06-10T07:21:55Z Design of 8-Bit CMOS Digital to Analog Converter 2001-07 Tan, Gim Heng Digital to analog converter (DAC) is the main link between the digital and analog signal in the world of signal processing. High-speed DAC has been used widely as the data converter in video, radar and communication application. This project presents a high-speed current switching CMOS digital analog converter (DAC) that achieves 8-bit resolution with good differential non-linearity (DNL). The use of current switching creates a potential for speed improvement because current can be switch in and out of a circuit faster than the voltage. This converter is based on current division by using segmentation technique. In this approach, low DNL and glitch energy can be achieved by segmenting the two or three most significant bits of the DAC with an array of equal current sources rather than a binary array of current sources. This proposed segmented DAC employs two internal DACs that have its own advantages. The first internal DAC is used for the upper 3-bits MSBs. It is implemented by using equal current sources 0.25mA, with the incoming 3-bits MSBs converted to 7 control lines by the thermometer decoder, which will enable the 7-switched current cells. Thermometer decoder ensures good differential linearity for the DAC. The remaining 5 LSB bits of the converter will be controlled by the second internal DAC that use the R2R network to binary weight the O.25mA current source. The circuit of the DAC is designed by dividing into modules. The modules include thermometer decoder, latch, 5-bit LSB inverted R-2R ladder, 3-bit MSB current source, two-way CMOS current switch and the current to voltage converter. This circuit is simulated by using Tanner Tools Pro software, where the SCNA20um CMOS process with level-2 transistor parameters is used. The simulation results of the designed DAC shows a conversion rate of 7.2Mhz, a lNL of ±1.36 LSB, a DNL of ±D.05 LSB and a glitch energy of 30p V s with the power supply of ± 5V. The reduced differential nonlinearity (DNL) is achieved by utilizing the proposed technique. Metal oxide semiconductors, Complementary - Computer-aided design 2001-07 Thesis http://psasir.upm.edu.my/id/eprint/11023/ http://psasir.upm.edu.my/id/eprint/11023/1/FK_2001_40_A.pdf application/pdf en public masters Universiti Putra Malaysia Metal oxide semiconductors, Complementary - Computer-aided design Faculty of Engineering English
institution	Universiti Putra Malaysia
collection	PSAS Institutional Repository
language	English English
topic	Metal oxide semiconductors Complementary - Computer-aided design
spellingShingle	Metal oxide semiconductors Complementary - Computer-aided design Tan, Gim Heng Design of 8-Bit CMOS Digital to Analog Converter
description	Digital to analog converter (DAC) is the main link between the digital and analog signal in the world of signal processing. High-speed DAC has been used widely as the data converter in video, radar and communication application. This project presents a high-speed current switching CMOS digital analog converter (DAC) that achieves 8-bit resolution with good differential non-linearity (DNL). The use of current switching creates a potential for speed improvement because current can be switch in and out of a circuit faster than the voltage. This converter is based on current division by using segmentation technique. In this approach, low DNL and glitch energy can be achieved by segmenting the two or three most significant bits of the DAC with an array of equal current sources rather than a binary array of current sources. This proposed segmented DAC employs two internal DACs that have its own advantages. The first internal DAC is used for the upper 3-bits MSBs. It is implemented by using equal current sources 0.25mA, with the incoming 3-bits MSBs converted to 7 control lines by the thermometer decoder, which will enable the 7-switched current cells. Thermometer decoder ensures good differential linearity for the DAC. The remaining 5 LSB bits of the converter will be controlled by the second internal DAC that use the R2R network to binary weight the O.25mA current source. The circuit of the DAC is designed by dividing into modules. The modules include thermometer decoder, latch, 5-bit LSB inverted R-2R ladder, 3-bit MSB current source, two-way CMOS current switch and the current to voltage converter. This circuit is simulated by using Tanner Tools Pro software, where the SCNA20um CMOS process with level-2 transistor parameters is used. The simulation results of the designed DAC shows a conversion rate of 7.2Mhz, a lNL of ±1.36 LSB, a DNL of ±D.05 LSB and a glitch energy of 30p V s with the power supply of ± 5V. The reduced differential nonlinearity (DNL) is achieved by utilizing the proposed technique.
format	Thesis
qualification_level	Master's degree
author	Tan, Gim Heng
author_facet	Tan, Gim Heng
author_sort	Tan, Gim Heng
title	Design of 8-Bit CMOS Digital to Analog Converter
title_short	Design of 8-Bit CMOS Digital to Analog Converter
title_full	Design of 8-Bit CMOS Digital to Analog Converter
title_fullStr	Design of 8-Bit CMOS Digital to Analog Converter
title_full_unstemmed	Design of 8-Bit CMOS Digital to Analog Converter
title_sort	design of 8-bit cmos digital to analog converter
granting_institution	Universiti Putra Malaysia
granting_department	Faculty of Engineering
publishDate	2001
url	http://psasir.upm.edu.my/id/eprint/11023/1/FK_2001_40_A.pdf
_version_	1747811195310571520

Design of 8-Bit CMOS Digital to Analog Converter

Similar Items