Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)

This thesis describes the DS-CDMA wireless transmitter design using FPGA (Field Programmable Gate Array), which has been adopted in many wireless access technologies. Four separate blocks have been designed using digital approach to form the transmitter circuit diagram using the oscillator, the P...

Full description

Saved in:
Bibliographic Details
Main Author: Osman, Khalid Eltahir Mohamed
Format: Thesis
Language:English
English
Published: 2002
Subjects:
Online Access:http://psasir.upm.edu.my/id/eprint/12071/1/FK_2002_37.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!
id my-upm-ir.12071
record_format uketd_dc
spelling my-upm-ir.120712024-06-28T00:38:02Z Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga) 2002-08 Osman, Khalid Eltahir Mohamed This thesis describes the DS-CDMA wireless transmitter design using FPGA (Field Programmable Gate Array), which has been adopted in many wireless access technologies. Four separate blocks have been designed using digital approach to form the transmitter circuit diagram using the oscillator, the PN-code generator, the Parity Check, and the BPSK modulator. The Synopsys software has been used for the design synthesis and simulation; the VHDL (Very High Speed Integrated Circuit Hardware Description Language (VHDL» program was used for coding and FPGA for compiling and downloading the simulation in FPGA cards. The DS-CDMA wireless transmitter was designed to transmit with data rates up to 2 Mbps. The transmitted signals were carried out with a 40 MHz carrier frequency. VHDL files were created for each element of the wireless transmitter. Each file was simulated and synthesized using FPGA compiler II. The control block was added for timing purposes and for framing the coded data. One bit parity was added to the data frame containing 1 6 serial bits.The top-level design file was initiated using VHDL for the combined elements of the DS-CDMA wireless transmitter including the control block. The results of simulated and synthesized top-level design file using FPGA compiler II were downloaded into the Xilinx XSV300 FPGA board. This study has demonstrated the design of DS-CDMA wireless transmitter with higher data rates using FPGA. It has also improved the performance and quality of the transmitted data by including error detection and correction. Code division multiple access Data transmission systems 2002-08 Thesis http://psasir.upm.edu.my/id/eprint/12071/ http://psasir.upm.edu.my/id/eprint/12071/1/FK_2002_37.pdf text en public masters Universiti Putra Malaysia Code division multiple access Data transmission systems Faculty of Engineering English
institution Universiti Putra Malaysia
collection PSAS Institutional Repository
language English
English
topic Code division multiple access
Data transmission systems

spellingShingle Code division multiple access
Data transmission systems

Osman, Khalid Eltahir Mohamed
Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
description This thesis describes the DS-CDMA wireless transmitter design using FPGA (Field Programmable Gate Array), which has been adopted in many wireless access technologies. Four separate blocks have been designed using digital approach to form the transmitter circuit diagram using the oscillator, the PN-code generator, the Parity Check, and the BPSK modulator. The Synopsys software has been used for the design synthesis and simulation; the VHDL (Very High Speed Integrated Circuit Hardware Description Language (VHDL» program was used for coding and FPGA for compiling and downloading the simulation in FPGA cards. The DS-CDMA wireless transmitter was designed to transmit with data rates up to 2 Mbps. The transmitted signals were carried out with a 40 MHz carrier frequency. VHDL files were created for each element of the wireless transmitter. Each file was simulated and synthesized using FPGA compiler II. The control block was added for timing purposes and for framing the coded data. One bit parity was added to the data frame containing 1 6 serial bits.The top-level design file was initiated using VHDL for the combined elements of the DS-CDMA wireless transmitter including the control block. The results of simulated and synthesized top-level design file using FPGA compiler II were downloaded into the Xilinx XSV300 FPGA board. This study has demonstrated the design of DS-CDMA wireless transmitter with higher data rates using FPGA. It has also improved the performance and quality of the transmitted data by including error detection and correction.
format Thesis
qualification_level Master's degree
author Osman, Khalid Eltahir Mohamed
author_facet Osman, Khalid Eltahir Mohamed
author_sort Osman, Khalid Eltahir Mohamed
title Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
title_short Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
title_full Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
title_fullStr Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
title_full_unstemmed Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
title_sort design of direct sequence code division multiple access (ds-cdma) wireless transmitter using field programmable gate array (fpga)
granting_institution Universiti Putra Malaysia
granting_department Faculty of Engineering
publishDate 2002
url http://psasir.upm.edu.my/id/eprint/12071/1/FK_2002_37.pdf
_version_ 1804888672889208832