Low Power Standard Cell Library Design For Application Specific Integrated Circuit
With the expansion of portable and wireless electronics product in the current market demand, the focus of designing VLSI system has shifted from high speed to low power domain. This requires chip designers to minimize power consumption at all design level such as system, algorithm, architecture,...
Saved in:
Main Author: | Jambek, Asral Bahari |
---|---|
Format: | Thesis |
Language: | English English |
Published: |
2002
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/12086/1/FK_2002_52.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Cost-efficient standard cell library timing and power validation techniques
by: Al-Frajat, Jaafar Khadair Kadam
Published: (2015) -
Integrated circuit detailed routing /
by: Tan, Tiow Seng
Published: (1987) -
Low power clock tree synthesis for ASIC VLSI design /
by: Teng, Siong Kiong
Published: (2010) -
Standard cell library evaluation and optimization for near-threshold voltage operation
by: Lim, Yang Wei
Published: (2022) -
An application specific integrated circuit for PWM switching points co-processor /
by: Md. Nazrul Islam Khan
Published: (1998)