Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
Nowadays most of the industrial technology in fabrication of transistors is based on the use of semiconductor junctions. Because of the laws of diffusion and the statistical nature of the distribution of the doping atoms in the semiconductor, the formation of ultra-shallow junctions with high doping...
Saved in:
Main Author: | Larki, Farhad |
---|---|
Format: | Thesis |
Published: |
2012
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
- Junctionless transistors: parametric study with conventional doping in MOSFETS
-
Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography
by: Dehzangi, Arash
Published: (2012) -
Fabrication and characterization of microfluidic field effect transistor on silicon substrate
by: Maizatul, Zolkapli - Thermal-mechanical analysis of bonding pad in insulated gate bipolar transistor
-
Fabrication and characterisation of heterojunction bipolar transistors for high current drive capability /
by: Chong, Wai Kung
Published: (1998)