Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin

Many of fuzzy control applications require real-time operation; higher density programmable logic devices such as Field Programmable Gate Array (FPGA) can be used to integrate large amounts of logic in a single IC. This thesis presents a design of improved Proportional-Integral-Derivative Fuzzy Logi...

Full description

Saved in:
Bibliographic Details
Main Author: Obaid, Zeyad Assi
Format: Thesis
Language:English
Published: 2010
Subjects:
Online Access:http://psasir.upm.edu.my/id/eprint/40730/1/FK%202010%2011R.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!
id my-upm-ir.40730
record_format uketd_dc
spelling my-upm-ir.407302015-09-28T03:38:29Z Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin 2010-03 Obaid, Zeyad Assi Many of fuzzy control applications require real-time operation; higher density programmable logic devices such as Field Programmable Gate Array (FPGA) can be used to integrate large amounts of logic in a single IC. This thesis presents a design of improved Proportional-Integral-Derivative Fuzzy Logic Controller (PIDFC) with tunable gains method using FPGA. The PIDFC is designed as a PDFC and PIFC connected in parallel through a summer. To simplify the controller design, the PIFC is designed by accumulating the output of the PDFC. The benefits of doing so are twofold, as the number of rules that have to be written is reduced from 512 rules to 64 rules, and depending on two external signals, the controller is able to work as a PDFC, PIFC or PIDFC. The tuning gain block is designed at each input/output stage. This block involves a tuning via scaling the universe of discourse and is able to accept optimal scaling gains. The particle swarm optimization method (PSO) is used to obtain the optimal values of these gains. PIDFC is designed using VHDL language for implementation on FPGA device, and to employ the improved fuzzy algorithm that offer higher processing speed versus low utilization of chip resource. Two versions of the PIDFC are designed; the first one is 8-bits FPGA-based controller (8FBC), while the second one is 6-bits (6FBC) version for each inputs/output variables. To test the design, five case studies are used to test the controller in simulation environments in ModelSim and Matlab. The same design is coded in Matlab environment (MSBC) to enable a comparison with the FPGA-based design (FBC). PIDFC needs 16 clock cycles to complete one action. The simulation results showed that the 8FBC is superior to the 6FBC and its responses are much closer to or better to the MSBC or the results in the literature. 8FBC is able to produce an action in 0.3 μs after input latching with maximum frequency of 40 MHz. Therefore, the PIDFC will be able to control a wide range of the systems with high sampling rate. Field programmable gate arrays Fuzzy systems Automatic control 2010-03 Thesis http://psasir.upm.edu.my/id/eprint/40730/ http://psasir.upm.edu.my/id/eprint/40730/1/FK%202010%2011R.pdf application/pdf en public masters Universiti Putra Malaysia Field programmable gate arrays Fuzzy systems Automatic control
institution Universiti Putra Malaysia
collection PSAS Institutional Repository
language English
topic Field programmable gate arrays
Fuzzy systems
Automatic control
spellingShingle Field programmable gate arrays
Fuzzy systems
Automatic control
Obaid, Zeyad Assi
Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
description Many of fuzzy control applications require real-time operation; higher density programmable logic devices such as Field Programmable Gate Array (FPGA) can be used to integrate large amounts of logic in a single IC. This thesis presents a design of improved Proportional-Integral-Derivative Fuzzy Logic Controller (PIDFC) with tunable gains method using FPGA. The PIDFC is designed as a PDFC and PIFC connected in parallel through a summer. To simplify the controller design, the PIFC is designed by accumulating the output of the PDFC. The benefits of doing so are twofold, as the number of rules that have to be written is reduced from 512 rules to 64 rules, and depending on two external signals, the controller is able to work as a PDFC, PIFC or PIDFC. The tuning gain block is designed at each input/output stage. This block involves a tuning via scaling the universe of discourse and is able to accept optimal scaling gains. The particle swarm optimization method (PSO) is used to obtain the optimal values of these gains. PIDFC is designed using VHDL language for implementation on FPGA device, and to employ the improved fuzzy algorithm that offer higher processing speed versus low utilization of chip resource. Two versions of the PIDFC are designed; the first one is 8-bits FPGA-based controller (8FBC), while the second one is 6-bits (6FBC) version for each inputs/output variables. To test the design, five case studies are used to test the controller in simulation environments in ModelSim and Matlab. The same design is coded in Matlab environment (MSBC) to enable a comparison with the FPGA-based design (FBC). PIDFC needs 16 clock cycles to complete one action. The simulation results showed that the 8FBC is superior to the 6FBC and its responses are much closer to or better to the MSBC or the results in the literature. 8FBC is able to produce an action in 0.3 μs after input latching with maximum frequency of 40 MHz. Therefore, the PIDFC will be able to control a wide range of the systems with high sampling rate.
format Thesis
qualification_level Master's degree
author Obaid, Zeyad Assi
author_facet Obaid, Zeyad Assi
author_sort Obaid, Zeyad Assi
title Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
title_short Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
title_full Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
title_fullStr Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
title_full_unstemmed Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
title_sort design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
granting_institution Universiti Putra Malaysia
publishDate 2010
url http://psasir.upm.edu.my/id/eprint/40730/1/FK%202010%2011R.pdf
_version_ 1747811841047789568