Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture
Aggressive technology scaling to 14 nm technology node increases variability in transistors performance and introduces serious reliability challenges to the design of microprocessors. This creates several challenges in building reliable systems from transistors with unpredictability of delay. Scali...
Saved in:
Main Author: | Pour, Somayeh Rahimi |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/41628/1/FK%202011%20121R.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fault tolerance of L1 data cache memory induced by intrinsic parameters fluctuation in sub 10nm UTB-SOI MOSFETs
by: Ahmed, Rabah Abood
Published: (2013) -
Cache replacement algorithm using hierarchical allocation scheduling
by: Mohd Sharif, Mohammad Faizal
Published: (2014) -
Data caching framework and strategies for integrity constraint checking in mobile database system
by: Dzolkhifli, Zarina
Published: (2012) -
Multi-level mobile cache consistency schemes based on application requirements
by: Mahmoud Yagoub, Doha Elsharief
Published: (2012) -
Network bandwidth utilization based on collaborative web caching using machine learning algorithms in peer-to-peer systems for media web objects
by: Mohammed, Waheed Yasin
Published: (2018)