Hardware Implementation Of Rc4a Stream Cipher Algorithm

The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting informat...

Full description

Saved in:

Bibliographic Details
Main Author:	Al Noman, Abdullah
Format:	Thesis
Language:	English English
Published:	2007
Subjects:	Hardware industry Algorithms
Online Access:	http://psasir.upm.edu.my/id/eprint/5219/1/FK_2007_30.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-upm-ir.5219
record_format	uketd_dc
spelling	my-upm-ir.52192013-05-27T07:21:15Z Hardware Implementation Of Rc4a Stream Cipher Algorithm 2007 Al Noman, Abdullah The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting information transmitted through communication networks. The hardware implementation of cryptographic algorithms plays an important role because of growing requirements of high speed and high level secure communications. Accordingly, in this research attempt is taken to develop a faster and reliable cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. Verilog Hardware Description Language (HDL) and top down design methodology has been used to design the hardware implemented in this thesis. For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock frequency of 33.33 MHz. The implementation is able to support variable key lengths from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation generates two output streams at a time, whereas others generate only one output stream. So, user may use any of keystream which increase the unpredictability of the key as well as security. Hardware industry Algorithms 2007 Thesis http://psasir.upm.edu.my/id/eprint/5219/ http://psasir.upm.edu.my/id/eprint/5219/1/FK_2007_30.pdf application/pdf en public masters Universiti Putra Malaysia Hardware industry Algorithms Faculty of Engineering English
institution	Universiti Putra Malaysia
collection	PSAS Institutional Repository
language	English English
topic	Hardware industry Algorithms
spellingShingle	Hardware industry Algorithms Al Noman, Abdullah Hardware Implementation Of Rc4a Stream Cipher Algorithm
description	The security of sensitive information against ‘prying eyes’ has been of prime concern throughout the centuries. Therefore, a mechanism is required to guarantee the security and privacy of information. Under the existing circumstances cryptography is the only convenient method for protecting information transmitted through communication networks. The hardware implementation of cryptographic algorithms plays an important role because of growing requirements of high speed and high level secure communications. Accordingly, in this research attempt is taken to develop a faster and reliable cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. Verilog Hardware Description Language (HDL) and top down design methodology has been used to design the hardware implemented in this thesis. For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock frequency of 33.33 MHz. The implementation is able to support variable key lengths from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation generates two output streams at a time, whereas others generate only one output stream. So, user may use any of keystream which increase the unpredictability of the key as well as security.
format	Thesis
qualification_level	Master's degree
author	Al Noman, Abdullah
author_facet	Al Noman, Abdullah
author_sort	Al Noman, Abdullah
title	Hardware Implementation Of Rc4a Stream Cipher Algorithm
title_short	Hardware Implementation Of Rc4a Stream Cipher Algorithm
title_full	Hardware Implementation Of Rc4a Stream Cipher Algorithm
title_fullStr	Hardware Implementation Of Rc4a Stream Cipher Algorithm
title_full_unstemmed	Hardware Implementation Of Rc4a Stream Cipher Algorithm
title_sort	hardware implementation of rc4a stream cipher algorithm
granting_institution	Universiti Putra Malaysia
granting_department	Faculty of Engineering
publishDate	2007
url	http://psasir.upm.edu.my/id/eprint/5219/1/FK_2007_30.pdf
_version_	1747810376340209664

Hardware Implementation Of Rc4a Stream Cipher Algorithm

Similar Items