Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology
Analogue VLSI circuits are essential in many real-time signal processing applications as naturally occurring signals are analogue. The four-quadrant analogue multiplier is a key building block in analogue signal processing circuits. It is used to construct circuits like the modulator and wavefor...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English English |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://psasir.upm.edu.my/id/eprint/5285/1/FK_2007_69.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| id |
my-upm-ir.5285 |
|---|---|
| record_format |
uketd_dc |
| spelling |
my-upm-ir.52852013-05-27T07:21:42Z Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology 2007 Ng, Min Shen Analogue VLSI circuits are essential in many real-time signal processing applications as naturally occurring signals are analogue. The four-quadrant analogue multiplier is a key building block in analogue signal processing circuits. It is used to construct circuits like the modulator and waveform generator. The ideal output (Vout) of a multiplier is related to the inputs by Vout = KmVXVY, where Km is the multiplier gain with units of V-1, and VX and VY are input voltages. In reality, imperfections exist in the multiplier gain, resulting in offsets and nonlinearities. Important parameters such as power dissipation, supply voltage, input dynamic range, bandwidth, total harmonic distortion (THD) and linearity are used to assess the performance of an analogue multiplier. Nowadays both digital and analogue systems are routinely integrated onto single chips. Digital circuits commonly use low-voltage supply and employ techniques to reduce power consumption. Mixed analogue-digital circuits must be designed to operate in a low-voltage, low-power environment. Conventional analogue multipliers designed with low supply voltage suffer from performance trade-offs, resulting in low bandwidth and low dynamic range because the design of analogue circuits is a trade-off of various performance parameters such as power dissipation, supply voltage, gain, linearity and noise. The objective of this research is to design a low-voltage, low-power CMOS analogue multiplier that will address the above problems. The multiplier is designed in a modified bridged-triode scheme (MBTS) and uses current conveyors. As all analogue circuits can be decomposed into several sub-circuits, the performance of these sub-circuits decides the characteristics of the resultant circuit structure. The proposed circuit makes use of the current conveyor’s many special features, such as high output impedance and large bandwidth, to construct a low-voltage fourquadrant multiplier. The analogue multiplier designed in this research operates with a supply voltage of ±1V. The total harmonic distortion obtained from this multiplier is less than two percent, the input operating swing is up to 1Vpp, and the bandwidth achieved is more than 100MHz. It is designed using a 0.35μm technology from the Malaysian Institute of Microelectronics (MIMOS). In addition, an RMS-to-DC converter is designed using the same low-voltage design technique used for designing the adaptively-biased low-voltage current mirror (ABLVCM). Then an energy meter is designed using this analogue multiplier and the RMS-to-DC converter. 2007 Thesis http://psasir.upm.edu.my/id/eprint/5285/ http://psasir.upm.edu.my/id/eprint/5285/1/FK_2007_69.pdf application/pdf en public masters Universiti Putra Malaysia Faculty of Engineering English |
| institution |
Universiti Putra Malaysia |
| collection |
PSAS Institutional Repository |
| language |
English English |
| topic |
|
| spellingShingle |
Ng, Min Shen Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology |
| description |
Analogue VLSI circuits are essential in many real-time signal processing
applications as naturally occurring signals are analogue. The four-quadrant analogue
multiplier is a key building block in analogue signal processing circuits. It is used to
construct circuits like the modulator and waveform generator. The ideal output (Vout)
of a multiplier is related to the inputs by Vout = KmVXVY, where Km is the multiplier
gain with units of V-1, and VX and VY are input voltages. In reality, imperfections
exist in the multiplier gain, resulting in offsets and nonlinearities. Important
parameters such as power dissipation, supply voltage, input dynamic range,
bandwidth, total harmonic distortion (THD) and linearity are used to assess the
performance of an analogue multiplier.
Nowadays both digital and analogue systems are routinely integrated onto single
chips. Digital circuits commonly use low-voltage supply and employ techniques to
reduce power consumption. Mixed analogue-digital circuits must be designed to
operate in a low-voltage, low-power environment. Conventional analogue
multipliers designed with low supply voltage suffer from performance trade-offs,
resulting in low bandwidth and low dynamic range because the design of analogue circuits is a trade-off of various performance parameters such as power dissipation,
supply voltage, gain, linearity and noise.
The objective of this research is to design a low-voltage, low-power CMOS
analogue multiplier that will address the above problems. The multiplier is designed
in a modified bridged-triode scheme (MBTS) and uses current conveyors. As all
analogue circuits can be decomposed into several sub-circuits, the performance of
these sub-circuits decides the characteristics of the resultant circuit structure. The
proposed circuit makes use of the current conveyor’s many special features, such as
high output impedance and large bandwidth, to construct a low-voltage fourquadrant
multiplier.
The analogue multiplier designed in this research operates with a supply voltage of
±1V. The total harmonic distortion obtained from this multiplier is less than two
percent, the input operating swing is up to 1Vpp, and the bandwidth achieved is more
than 100MHz. It is designed using a 0.35μm technology from the Malaysian
Institute of Microelectronics (MIMOS). In addition, an RMS-to-DC converter is
designed using the same low-voltage design technique used for designing the
adaptively-biased low-voltage current mirror (ABLVCM). Then an energy meter is
designed using this analogue multiplier and the RMS-to-DC converter. |
| format |
Thesis |
| qualification_level |
Master's degree |
| author |
Ng, Min Shen |
| author_facet |
Ng, Min Shen |
| author_sort |
Ng, Min Shen |
| title |
Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology
|
| title_short |
Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology
|
| title_full |
Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology
|
| title_fullStr |
Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology
|
| title_full_unstemmed |
Design Of A Current Conveyor Analogue Multiplier For Energy Meter Using 0.35 Μm Mimos Cmos Technology
|
| title_sort |
design of a current conveyor analogue multiplier for energy meter using 0.35 μm mimos cmos technology |
| granting_institution |
Universiti Putra Malaysia |
| granting_department |
Faculty of Engineering |
| publishDate |
2007 |
| url |
http://psasir.upm.edu.my/id/eprint/5285/1/FK_2007_69.pdf |
| _version_ |
1747810391241523200 |