Cost-efficient standard cell library timing and power validation techniques

A standard cell library contains functional blocks with known electrical characteristics,which are characterized to obtain the following parameters: propagation delay, output transition time, power representation, and capacitance. Standard cell libraries are widely applied by industry designers to t...

全面介紹

Saved in:

書目詳細資料
主要作者:	Al-Frajat, Jaafar Khadair Kadam
格式:	Thesis
語言:	English
出版:	2015
主題:	Digital integrated circuits - Design and construction Application-specific integrated circuits
在線閱讀:	http://psasir.upm.edu.my/id/eprint/56224/1/FK%202015%2025.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

id	my-upm-ir.56224
record_format	uketd_dc
spelling	my-upm-ir.562242024-10-21T01:41:03Z Cost-efficient standard cell library timing and power validation techniques 2015-07 Al-Frajat, Jaafar Khadair Kadam A standard cell library contains functional blocks with known electrical characteristics,which are characterized to obtain the following parameters: propagation delay, output transition time, power representation, and capacitance. Standard cell libraries are widely applied by industry designers to the implementation of application-specific integrated circuit (ASIC) designs. Such application is facilitated by the provision of extremely high gate density and excellent electrical performance. Early validation of the characterization data for the standard cells on physical silicon is required to guarantee the correct implementation of the final design in silicon functions. The silicon validation processes correlate the characterized values with the actual silicon performance. However, this process is costly in terms of design and fabrication. Moreover, testing the process on wafer silicon measurement validation is difficult in terms of test time and because of equipment limitation. In this research, an enhanced silicon validation method was developed to validate the libraries using the basics of the delay chain technique. The method was tested by applying two new approaches to designing test element group (TEG) circuits. These two approaches are sharing load between multi-chains and input control for multi-input gates. These proposed methods can reduce the cost of fabrication through total silicon area reduction of the test chip achieved by decreasing the total number of transistors required in the design. The total number of I/O PADs required in the validation process can also be reduced, and the test time can be enhanced. The effectiveness of our proposed approaches was evaluated on several test chips that consist of an inverter, a multi-input NAND, and NOR gates as basic cells of combinational logic circuits in the library. Test chips were designed to verify the functionality of the design and to validate timing delays and dynamic and leakage power, which are influenced by cell output loading and cell input transition parameters. The test chip was tested at operating environments that match simulation corners to cover datasheet-specified operating conditions. Digital integrated circuits - Design and construction Application-specific integrated circuits 2015-07 Thesis http://psasir.upm.edu.my/id/eprint/56224/ http://psasir.upm.edu.my/id/eprint/56224/1/FK%202015%2025.pdf text en public masters Universiti Putra Malaysia Digital integrated circuits - Design and construction Application-specific integrated circuits
institution	Universiti Putra Malaysia
collection	PSAS Institutional Repository
language	English
topic	Digital integrated circuits - Design and construction Application-specific integrated circuits
spellingShingle	Digital integrated circuits - Design and construction Application-specific integrated circuits Al-Frajat, Jaafar Khadair Kadam Cost-efficient standard cell library timing and power validation techniques
description	A standard cell library contains functional blocks with known electrical characteristics,which are characterized to obtain the following parameters: propagation delay, output transition time, power representation, and capacitance. Standard cell libraries are widely applied by industry designers to the implementation of application-specific integrated circuit (ASIC) designs. Such application is facilitated by the provision of extremely high gate density and excellent electrical performance. Early validation of the characterization data for the standard cells on physical silicon is required to guarantee the correct implementation of the final design in silicon functions. The silicon validation processes correlate the characterized values with the actual silicon performance. However, this process is costly in terms of design and fabrication. Moreover, testing the process on wafer silicon measurement validation is difficult in terms of test time and because of equipment limitation. In this research, an enhanced silicon validation method was developed to validate the libraries using the basics of the delay chain technique. The method was tested by applying two new approaches to designing test element group (TEG) circuits. These two approaches are sharing load between multi-chains and input control for multi-input gates. These proposed methods can reduce the cost of fabrication through total silicon area reduction of the test chip achieved by decreasing the total number of transistors required in the design. The total number of I/O PADs required in the validation process can also be reduced, and the test time can be enhanced. The effectiveness of our proposed approaches was evaluated on several test chips that consist of an inverter, a multi-input NAND, and NOR gates as basic cells of combinational logic circuits in the library. Test chips were designed to verify the functionality of the design and to validate timing delays and dynamic and leakage power, which are influenced by cell output loading and cell input transition parameters. The test chip was tested at operating environments that match simulation corners to cover datasheet-specified operating conditions.
format	Thesis
qualification_level	Master's degree
author	Al-Frajat, Jaafar Khadair Kadam
author_facet	Al-Frajat, Jaafar Khadair Kadam
author_sort	Al-Frajat, Jaafar Khadair Kadam
title	Cost-efficient standard cell library timing and power validation techniques
title_short	Cost-efficient standard cell library timing and power validation techniques
title_full	Cost-efficient standard cell library timing and power validation techniques
title_fullStr	Cost-efficient standard cell library timing and power validation techniques
title_full_unstemmed	Cost-efficient standard cell library timing and power validation techniques
title_sort	cost-efficient standard cell library timing and power validation techniques
granting_institution	Universiti Putra Malaysia
publishDate	2015
url	http://psasir.upm.edu.my/id/eprint/56224/1/FK%202015%2025.pdf
_version_	1818586092261081088

Cost-efficient standard cell library timing and power validation techniques

相似書籍