Cost-efficient standard cell library timing and power validation techniques
A standard cell library contains functional blocks with known electrical characteristics,which are characterized to obtain the following parameters: propagation delay, output transition time, power representation, and capacitance. Standard cell libraries are widely applied by industry designers to t...
Saved in:
Main Author: | Al-Frajat, Jaafar Khadair Kadam |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/56224/1/FK%202015%2025RR.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Standard cell library evaluation and optimization for near-threshold voltage operation
by: Lim, Yang Wei
Published: (2022) -
An application specific integrated circuit for PWM switching points co-processor /
by: Md. Nazrul Islam Khan
Published: (1998) -
Low power clock tree synthesis for ASIC VLSI design /
by: Teng, Siong Kiong
Published: (2010) -
Development of low power viterbi decoder on complex programmable logic device platform
by: Abu, Mohd Azlan
Published: (2018) -
Low Power Standard Cell Library Design For Application Specific Integrated Circuit
by: Jambek, Asral Bahari
Published: (2002)