On-chip communication system modeling approach for reability analysis focusing on functional failures
The advances in the process technology have shrunk the feature size which has paved the road to higher orders of integration in the recent years. Year by year, the number of components integrated into a single chip is growing. Resulted in larger number of interconnects, the communication between the...
Saved in:
Main Author: | Forooshani, Arash Abtahi |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/59772/1/FK%202012%2095IR.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Crosstalk-aware error control coding techniques for reliable and energy efficient network on chip
by: Flayyih, Wameedh Nazar
Published: (2014) -
An integrated pulse field dielectrophoretic field-flow fractionation separation and optical detection on-chip for identification of microorganisms
by: Kamuri, Mohd Firdaus
Published: (2018) -
High-speed shortest path co-processor design /
by: Suraya Abu Bakar
Published: (2010) -
Reliability performance evaluation and integration of routing algorithm in shuffle exchange with minus one stage
by: Md Yunus, Nur Arzilawati
Published: (2012) -
Integrating replicated network with looping method for multistage interconnection network reliability
by: Md Yunus, Nur Arzilawati
Published: (2022)