On-chip communication system modeling approach for reability analysis focusing on functional failures
The advances in the process technology have shrunk the feature size which has paved the road to higher orders of integration in the recent years. Year by year, the number of components integrated into a single chip is growing. Resulted in larger number of interconnects, the communication between the...
محفوظ في:
المؤلف الرئيسي: | Forooshani, Arash Abtahi |
---|---|
التنسيق: | أطروحة |
اللغة: | English |
منشور في: |
2012
|
الموضوعات: | |
الوصول للمادة أونلاين: | http://psasir.upm.edu.my/id/eprint/59772/1/FK%202012%2095IR.pdf |
الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Crosstalk-aware error control coding techniques for reliable and energy efficient network on chip
بواسطة: Flayyih, Wameedh Nazar
منشور في: (2014) -
An integrated pulse field dielectrophoretic field-flow fractionation separation and optical detection on-chip for identification of microorganisms
بواسطة: Kamuri, Mohd Firdaus
منشور في: (2018) -
High-speed shortest path co-processor design /
بواسطة: Suraya Abu Bakar
منشور في: (2010) -
Reliability performance evaluation and integration of routing algorithm in shuffle exchange with minus one stage
بواسطة: Md Yunus, Nur Arzilawati
منشور في: (2012) -
Integrating replicated network with looping method for multistage interconnection network reliability
بواسطة: Md Yunus, Nur Arzilawati
منشور في: (2022)