On-chip communication system modeling approach for reability analysis focusing on functional failures
The advances in the process technology have shrunk the feature size which has paved the road to higher orders of integration in the recent years. Year by year, the number of components integrated into a single chip is growing. Resulted in larger number of interconnects, the communication between the...
Saved in:
主要作者: | Forooshani, Arash Abtahi |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2012
|
主题: | |
在线阅读: | http://psasir.upm.edu.my/id/eprint/59772/1/FK%202012%2095IR.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Crosstalk-aware error control coding techniques for reliable and energy efficient network on chip
由: Flayyih, Wameedh Nazar
出版: (2014) -
An integrated pulse field dielectrophoretic field-flow fractionation separation and optical detection on-chip for identification of microorganisms
由: Kamuri, Mohd Firdaus
出版: (2018) -
High-speed shortest path co-processor design /
由: Suraya Abu Bakar
出版: (2010) -
Reliability performance evaluation and integration of routing algorithm in shuffle exchange with minus one stage
由: Md Yunus, Nur Arzilawati
出版: (2012) -
Integrating replicated network with looping method for multistage interconnection network reliability
由: Md Yunus, Nur Arzilawati
出版: (2022)