Design of a wide-range CMOS digital delay line with sub-picosecond jitter for image sensor applications
Development of high-performance CMOS delay lines is becoming a crucial necessity for many advanced applications such as high-speed computer memory controllers and advanced time-resolved image sensors such as Time-of-Flight (ToF)image sensors and Fluorescence Lifetime Imaging Microscopy (FLIM) image...
Saved in:
Main Author: | Abdulrazzaq, Bilal Isam |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/70220/1/FK%202016%2022%20-%20IR.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Negative bias temperature instability and permittivity dependent delay mitigation in High-K metal oxide compatible cmos dielectric /
by: Karim, Nissar Mohammad
Published: (2015) -
An Efficient Architecture of 8-Bit CMOS Analog-To-Digital Converter
by: Tan, Philip Beow Yew
Published: (2000) -
Integration of self-aligned silicide (salicide) process for sub-0.25 [mu]m CMOS technology /
by: Ho, Chaw Sing
Published: (2002) -
A 9b 12.5Ms/s pipelined CMOS analog to digital converter design /
by: Li, Feng
Published: (1997) -
Static current and voltage techniques for CMOS reliability characterization /
by: Jie, Bin Bin
Published: (1999)