Design of Quaternary Logic Carry Look-Ahead Adder
In today's state-of-the-art VLSI technology, binary number system has been the choice for designing digital subsystems. Although technology development has made down scaling of devices possible, which in turn has resulted in a remarkable increase in density and functionality of VLSI systems...
Saved in:
Main Author: | Lohrasb, Nosratollah |
---|---|
Format: | Thesis |
Language: | English English |
Published: |
2009
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/7336/1/FK_2009_19a.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Adaptive look-ahead routing for low latency network-on-chip
by: Al Areqi, Nadera Najib Qaid
Published: (2014) -
Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
by: Lee, Mei Xiang
Published: (2022) -
Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015) -
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009) -
Design Of Power Efficient Pass Transistor Logic Based Full Adder Circut For Digital Finite Impluse Response Filter
by: Subramaniam, Shahmini
Published: (2019)