Design of Low-Voltage High-Performance Sample and Hold Circuit in 0.18μm CMOS Technology
Over the last two decade, digital signal processing (DSP) has grown rapidly in electronic systems to provide more reconfigureability and programmability in the applications, compared to analog component, which allows easier design and test automation. Digital circuit usage is increasing because o...
Saved in:
主要作者: | Alihasan, Wael A. Y. |
---|---|
格式: | Thesis |
語言: | English English |
出版: |
2009
|
主題: | |
在線閱讀: | http://psasir.upm.edu.my/id/eprint/7357/1/FK_2009_47a.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design And Simulation Of Cmos-Based Bandgap Reference Voltage With Compensation Circuit Using 0.18 Μm Process Technology
由: Chan, Mun kit
出版: (2017) -
Design And Simulation Of Cmos-Based Low Voltage Variation Bandgap Reference Voltage Circuitry Using 0.18μm Process Technology
由: Tan, Chee Yong
出版: (2015) -
Analysis and design of a low power, high speed sample and hold circuit for pipelined ADC using 0.18um CMOS technology / Suhaib Mohd Tarmizi
由: Mohd Tarmizi, Suhaib
出版: (2013) -
A 16×2 geiger mode photon counter array automated data acquisition systems in 0.18 μm CMOS Process
由: Chong, Yok Kian
出版: (2022) -
Low Voltage Rf Microelectro-Mechanical
Switch Using 0.35 μm MIMOS CMOS
Compatible Process
由: Jaafar, Haslina
出版: (2014)