Multiple and solid data background scheme for testing static single cell faults on SRAM memories
Memory testing is a method that requires an algorithm capable of detecting faulty memory as comprehensively as possible to facilitate the efficient manufacture of fault free memory products. Therefore, the purpose of this thesis is to introduce a Data Background (DB) scheme to generate an optimal...
Saved in:
Main Author: | Zakaria, Nor Azura |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/84183/1/FK%202013%20142%20-%20ir.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Static current and voltage techniques for CMOS reliability characterization /
by: Jie, Bin Bin
Published: (1999) -
The Design of Low Power CMOS SRAM Subsystems
by: Lee, Chu Liang
Published: (2001) -
Negative bias temperature instability and permittivity dependent delay mitigation in High-K metal oxide compatible cmos dielectric /
by: Karim, Nissar Mohammad
Published: (2015) -
A study of charge injection and removal in a floating gate ionisation- injection NOS [FIMOS] cell /
by: Lee, Kok Choy
Published: (1987) -
Quarter-micron process simulation and LDD structure optimization /
by: Wang, Yu
Published: (1997)