QYPS HPS Interconnect verification methodology for SOC FPGA

QYPS HPS Interconnect verification methodology for SOC FPGA

FPGA yang mengandungi unit pemprosesan terbenam adalah aliran masa depan bagi aplikasi-aplikasi berprestasi tinggi dan berkuasa rendah. Saling-sambung HPS Qsys, telah direka untuk menyambungkan FPGA dengan sistem pemprosesan terbenam (HPS) melalui satu klik tetikus. Walaupun, model berfungsi bas (BF...

Full description

Saved in:
Bibliographic Details
Main Author: Loh , Tat Jen
Format: Thesis
Language:English
Published: 2013
Subjects:
TK5105 Computer networks and Data transmission systems
TK7868.D5 Digital electronics and Electronic circuit design
Online Access:http://eprints.usm.my/32996/4/Loh_Tat_Jen_QSYS_HPS_INTERCONNECT_VERIFICATION_METHODOLOGY_FOR_SOC_FPGA_2013_MSc_E%26E_BSB_24.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!

Internet

http://eprints.usm.my/32996/4/Loh_Tat_Jen_QSYS_HPS_INTERCONNECT_VERIFICATION_METHODOLOGY_FOR_SOC_FPGA_2013_MSc_E%26E_BSB_24.pdf

Similar Items