QYPS HPS Interconnect verification methodology for SOC FPGA
FPGA yang mengandungi unit pemprosesan terbenam adalah aliran masa depan bagi aplikasi-aplikasi berprestasi tinggi dan berkuasa rendah. Saling-sambung HPS Qsys, telah direka untuk menyambungkan FPGA dengan sistem pemprosesan terbenam (HPS) melalui satu klik tetikus. Walaupun, model berfungsi bas (BF...
Saved in:
主要作者: | Loh , Tat Jen |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | http://eprints.usm.my/32996/4/Loh_Tat_Jen_QSYS_HPS_INTERCONNECT_VERIFICATION_METHODOLOGY_FOR_SOC_FPGA_2013_MSc_E%26E_BSB_24.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Hybrid dynamic phase alignment scheme to improve sampling resolution for 1.25 gHz source synchronous interface
由: Lim , Kok Chean
出版: (2013) -
Design method to transmit and receive source synchronous signals using source asynchronous
由: Ramachandran, Nathan
出版: (2013) -
Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga
由: Niun, Cheah How
出版: (2016) -
Design And Simulation Of Low Power Comparator Using Dtts And Mtscstack Technques
由: Krishnan, Pragash Mayar
出版: (2015) -
Modeling And Control Of Lane Keeping System For Autonomous Vehicle
由: Ahmed, Sharmin
出版: (2016)