Design method to transmit and receive source synchronous signals using source asynchronous
Field Programmable Gate Array (FPGA) yang berkos rendah menawarkan data dengan kelajuan terhad untuk saluran sumber segerak Low-Voltage Differential Signaling (LVDS) Input-Output (IO) tetapi kelajuan lebih tinggi untuk saluran sumber tidak segerak. Cyclone V adalah peranti berkos rendah yang menawar...
Saved in:
主要作者: | Ramachandran, Nathan |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | http://eprints.usm.my/33021/1/NATHAN_RAMACHANDRAN_DESIGN_METHOD_TO_TRANSMIT_AND_RECEIVE_SOURCE_SYNCHRONOUS_SIGNALS_USING_SOURCE_ASYNCHRONOUS_TRANSCEIVER_CHANNELS_2013_MA_E%26E_BSB_24.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Hybrid dynamic phase alignment scheme to improve sampling resolution for 1.25 gHz source synchronous interface
由: Lim , Kok Chean
出版: (2013) -
QYPS HPS Interconnect verification methodology for SOC FPGA
由: Loh , Tat Jen
出版: (2013) -
Design And Simulation Of Low Power Comparator Using Dtts And Mtscstack Technques
由: Krishnan, Pragash Mayar
出版: (2015) -
Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga
由: Niun, Cheah How
出版: (2016) -
Modeling And Control Of Lane Keeping System For Autonomous Vehicle
由: Ahmed, Sharmin
出版: (2016)