Electrostatic Discharge For Sysyem On Chip Applications
Integrated Circuit (IC) component level Electrostatic Discharge (ESD) requisites have stayed constant essentially for past two decades, having said so since the silicon technologies showing rapid advanced and efficacious control methods have prodigiously amended as well as improved. ESD standard JED...
Saved in:
Main Author: | Yuet, Cheryl She Siew |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/39368/1/Cheryl_She_Siew_Yuet_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
High Frequency Signaling Analysis
Of Inter-Chip Package Routing
For Multi-Chip Package
by: Yong, Khang Choong
Published: (2013) -
Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
by: Tan , Ai Heong
Published: (2015) -
Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
by: Tan , Tze Liang
Published: (2017) -
The Development And Application Of Evolutionary
Computation-Based Layered Encoding Cascade
Optimization Model
by: Neoh, Siew Chin
Published: (2010) -
Wireless body temperature monitoring for biomedical applications.
by: F. Mohamed, Asaed
Published: (2011)