Fault Isolation with ‘X’ Filter for Bogus Signals and Intensive Scan Cell Sequence Validation
There are some concerns in silicon data collection by using the Design-For-Test (DFT). Bogus signal which carries ‘x’ value in simulation, results from the complex logic synthesis and power-up floating state can often mislead the fault isolation process with invalid failing condition. Besides, scan...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 語言: | English |
| 出版: |
2017
|
| 主題: | |
| 在線閱讀: | http://eprints.usm.my/39412/1/Khor_Wooi_Kin_24_Pages.pdf |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|