Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
In this project, an algorithm is proposed and developed to build the global CDN that is used to distribute the clocks to all partitions in the SoC using the channels available between partitions. The conventional method of building the global CDN involves manual interventions which decrease the g...
Saved in:
主要作者: | Tan , Tze Liang |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2017
|
主题: | |
在线阅读: | http://eprints.usm.my/39582/1/Tan_Tze_Liang_24_Pages.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Clock Gating Technique For Power Reduction In Digital Design
由: Khor, Peng Lim
出版: (2012) -
High Frequency Signaling Analysis
Of Inter-Chip Package Routing
For Multi-Chip Package
由: Yong, Khang Choong
出版: (2013) -
Electrostatic Discharge For Sysyem On Chip Applications
由: Yuet, Cheryl She Siew
出版: (2017) -
Low Power Design Of 8b/10b Encoder And 10b/8b Decoder Using Clock Gating Technique
由: Ong, Ji Xian
出版: (2017) -
Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
由: Tan , Ai Heong
出版: (2015)