Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)

Cryptography plays a vital role in data security against the attacks from the third party. In this thesis, the focus is to leverage existing, commonly used cryptography algorithm which is the Advanced Encryption Standard (AES) and improve its speed performance. The motivation is to make encryption p...

Full description

Saved in:

Bibliographic Details
Main Author:	Low, Chiau Thian
Format:	Thesis
Language:	English
Published:	2017
Subjects:	TK1-9971 Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.usm.my/39591/1/LOW_CHIAU_THIAN_24_Pages.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-usm-ep.39591
record_format	uketd_dc
spelling	my-usm-ep.395912019-04-12T05:25:07Z Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes) 2017 Low, Chiau Thian TK1-9971 Electrical engineering. Electronics. Nuclear engineering Cryptography plays a vital role in data security against the attacks from the third party. In this thesis, the focus is to leverage existing, commonly used cryptography algorithm which is the Advanced Encryption Standard (AES) and improve its speed performance. The motivation is to make encryption process as short as possible to aid in increasing a system's ability to process large amount of data. FPGA is chosen as the platform due to it does not have software overhead and is meant to be customized for real time applications. Most of the researches are done on the area of optimizing hardware resources to implement AES on FPGA. The methods of optimization include on the fly computations and looping architecture, where all these of methods reduce the speed. This thesis presents a high throughput design of the 128-bit AES algorithm using loop unrolling, pipelined architecture and LUT approach which is able to work in parallel to allow accurate synchronization in order to fulfill the real time application needs. The system design is coded using Verilog HDL in ModelSim and the hardware design is analyzed through Altera Cyclone II in Quartus II. The maximum throughput of 32 Gbits/s operating at 250 MHz for the encryption process can be achieved. Also, one full cycle of a 128-bit AES encryption only needs 41 clock cycles in order to get the encrypted data. The comparison with the related works is done and eventually achieved higher throughput than the related works by 3.47% and 22% respectively. The two objectives set in this thesis are achieved. 2017 Thesis http://eprints.usm.my/39591/ http://eprints.usm.my/39591/1/LOW_CHIAU_THIAN_24_Pages.pdf application/pdf en public masters Universiti Sains Malaysia Pusat Pengajian Kejuruteraan Elektrik dan Elektronik
institution	Universiti Sains Malaysia
collection	USM Institutional Repository
language	English
topic	TK1-9971 Electrical engineering Electronics Nuclear engineering
spellingShingle	TK1-9971 Electrical engineering Electronics Nuclear engineering Low, Chiau Thian Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
description	Cryptography plays a vital role in data security against the attacks from the third party. In this thesis, the focus is to leverage existing, commonly used cryptography algorithm which is the Advanced Encryption Standard (AES) and improve its speed performance. The motivation is to make encryption process as short as possible to aid in increasing a system's ability to process large amount of data. FPGA is chosen as the platform due to it does not have software overhead and is meant to be customized for real time applications. Most of the researches are done on the area of optimizing hardware resources to implement AES on FPGA. The methods of optimization include on the fly computations and looping architecture, where all these of methods reduce the speed. This thesis presents a high throughput design of the 128-bit AES algorithm using loop unrolling, pipelined architecture and LUT approach which is able to work in parallel to allow accurate synchronization in order to fulfill the real time application needs. The system design is coded using Verilog HDL in ModelSim and the hardware design is analyzed through Altera Cyclone II in Quartus II. The maximum throughput of 32 Gbits/s operating at 250 MHz for the encryption process can be achieved. Also, one full cycle of a 128-bit AES encryption only needs 41 clock cycles in order to get the encrypted data. The comparison with the related works is done and eventually achieved higher throughput than the related works by 3.47% and 22% respectively. The two objectives set in this thesis are achieved.
format	Thesis
qualification_level	Master's degree
author	Low, Chiau Thian
author_facet	Low, Chiau Thian
author_sort	Low, Chiau Thian
title	Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
title_short	Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
title_full	Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
title_fullStr	Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
title_full_unstemmed	Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
title_sort	speed efficient hardware implementation of advanced encryption standard (aes)
granting_institution	Universiti Sains Malaysia
granting_department	Pusat Pengajian Kejuruteraan Elektrik dan Elektronik
publishDate	2017
url	http://eprints.usm.my/39591/1/LOW_CHIAU_THIAN_24_Pages.pdf
_version_	1747820762311426048

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)

Similar Items