Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)

Cryptography plays a vital role in data security against the attacks from the third party. In this thesis, the focus is to leverage existing, commonly used cryptography algorithm which is the Advanced Encryption Standard (AES) and improve its speed performance. The motivation is to make encryption p...

Saved in:

書目詳細資料
主要作者:	Low, Chiau Thian
格式:	Thesis
語言:	English
出版:	2017
主題:	TK1-9971 Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.usm.my/39591/1/LOW_CHIAU_THIAN_24_Pages.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Advanced encryption standard (AES) coprocessor
由: Lim, Joo Song
出版: (2014)

Efficient Hardware Implementation Of Haar Wavelet Transform With Line-Based And Dual-Scan Image Memory Accesses
由: Ahmed Saad, Laila
出版: (2017)

Hardware Implementation Of Artificial Neural Network On FPGA For Sulfate-Reducing Bacteria
由: Tan, Earn Tzeh
出版: (2014)

Development Of Efficient Multi-Level Discrete Wavelet Transform Hardware Architecture For Image Compression
由: Hasan Al-Jumail, Khamees Khalaf
出版: (2015)

High Speed CMOS VCO For Advanced Communications [TK7871.99.M99 C435 2003 f rb][Microfiche 7271].
由: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
出版: (2003)

Simulation And Hardware Development Of PM Brushless Dc Motor Drives
由: Satar, Mohamad Nasrul Abdul
出版: (2011)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
由: Ismail, Mohd. Izuan
出版: (2006)

Modelling Of Sensorless MPPT Controller For Variables Speed PMSG Wind Turbine Stand-Alone System
由: Tiang, Tow Leong
出版: (2012)

Comparative Study Between Pid Controller And Fuzzypid Controller For Speed Control Of Pm Bldc Motor Drive
由: Abidin, Muhammad Firdaus Zainal
出版: (2013)

Development Of Sensorless Speed Control Based On Back-Emf Zero Crossing For Three-Phase Brushless Dc Motor
由: Ishak, Izzat Nur Laila
出版: (2017)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
由: Liew, Tek Yee
出版: (2011)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
由: Chew, Yen Wen
出版: (2015)

An Efficient Surface Mapping Technique Using Laser Triangulation For Image Reconstruction
由: Tjio, Hok Hoo
出版: (2003)

Implementation Of Low Power Active Security
由: Krishnasamy, Raj Kumar
出版: (2017)

Lna Ic Design For Cognitive Radio Implementation
由: Cheong , Chee Han
出版: (2013)

High Efficiency pHEMT Balanced Power Amplifier Design Using Load Pull Technique
由: Vijayakumaran, Lokesh Anand
出版: (2011)

Design And Implementation Of Motion Sensitive UHF RFID System
由: Hamid, Shabinar Abdul
出版: (2011)

Design and Implementation of I2C BUS Protocol on Xilinx FPGA
由: l Pradeep Kumar, Meenal
出版: (2017)

Development And Implementation Of Improved Coded OFDM System Using SDR Platform
由: Hamid, Hamood Shehab
出版: (2010)

Analog Design Implementation Of Usb2.0 On-The-Go Attach Detection Protocol
由: Chia, Chong Lun
出版: (2013)

Low Power Design Techniques And Its Implementation On Direct Memory Access (DMA)
由: Shabagran, Gandi
出版: (2012)

FPGA Implementation Of A Multihop Wavelength Division Multiplexing (WDM) Ring Router Algorithm
由: Noordin, Nurul Hazlina
出版: (2004)

Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
由: Lim , Yen Ruen
出版: (2017)

Register Transfer Level Implementation Of Pooling - Based Feature Extraction For Finger Vein Identification
由: Mohamed Ali, Mohamed Hassan
出版: (2017)

Design And Implementation Of Low Passband Ripple Digital Down Converter Filter For Software Defined Radio Transceiver
由: Naghmash, Majid Salal
出版: (2011)

Development And Implementation Of A New Technique For Bert (Bit Error Rate Tester) Using SDR Platform
由: Hamza, Ekhlas Kadhum
出版: (2011)

Defect Detection Equalization Of Hard Disk Drive Media Test Process Using Variable Bias Implementation In Touch Down Sensor Response
由: Ramachandran, Ganesalingam
出版: (2017)

Verilog design of bist on AES256 processor core with FPGA implementation
由: Hew, Kean Yung
出版: (2008)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
由: Oh, Eng Wei
出版: (2015)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

Hardware implementation of naive bayes classifier for malware detection
由: Al Hussein, Yahya Khaled
出版: (2021)

An Intelligent Classification System For Aggregate Based On Image Processing And Neural Network
由: Al-Batah, Mohammad Subhi Mohammad
出版: (2009)

Design Of A Microcontroller-Based Converter For 3-Phase Brushless DC Motor Drives
由: Mohd Nayan, Norkharziana
出版: (2009)

Pengklasifikasian Sperma Normal Dan Abnormal Daripada Suspensi Sperma Tikus Sprague Dawley [TK1-9971]
由: Alias, Mohd Fauzi
出版: (2009)

Transmitter precoding and code-sharing techniques using block transmission system [TK1-9971].
由: Nayef Khatib, Mutamed Turki
出版: (2009)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group