Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
Cryptography plays a vital role in data security against the attacks from the third party. In this thesis, the focus is to leverage existing, commonly used cryptography algorithm which is the Advanced Encryption Standard (AES) and improve its speed performance. The motivation is to make encryption p...
Saved in:
Main Author: | Low, Chiau Thian |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/39591/1/LOW_CHIAU_THIAN_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Advanced encryption standard (AES) coprocessor
by: Lim, Joo Song
Published: (2014) -
Efficient Hardware Implementation Of Haar Wavelet Transform With Line-Based And Dual-Scan Image Memory Accesses
by: Ahmed Saad, Laila
Published: (2017) -
Development Of Efficient Multi-Level Discrete
Wavelet Transform Hardware Architecture For
Image Compression
by: Hasan Al-Jumail, Khamees Khalaf
Published: (2015) -
High Speed CMOS VCO For Advanced Communications
[TK7871.99.M99 C435 2003 f rb][Microfiche 7271].
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2003) -
Simulation And Hardware Development Of PM Brushless Dc Motor Drives
by: Satar, Mohamad Nasrul Abdul
Published: (2011)