Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
Secara tradisinya, “Field Programmable Gate Array” (FPGA) “Address Register” (AR) direka menggunakan “full custom”. Dengan keadaan geometri yang mengecut pada awal proses nod, maka keperluan untuk menimbang semula pendekatan reka bentuk yang digunakan untuk mereka bentuk FPGA AR diperlukan kerana...
Saved in:
主要作者: | Chew , Ming Choo |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2013
|
主题: | |
在线阅读: | http://eprints.usm.my/40694/1/Design_Of_Fpga_Address_Register_In_28nm_Process_Technology_Based_On_Standard_Cell_Based_Approach.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
由: Yusni, Nur Amalina Aiza
出版: (2015) -
Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
由: Wan Ismail, Wan Mohd Fahmi
出版: (2015) -
Fpga-Based Accelerator For The Identification Of Finger Vein Pattern Via
K-Nearest Centroid Neighbors
由: Yew , Tze Ee
出版: (2016) -
Development Of QRS Detection Algoritm For FPGA Implementation
由: Ong, Seng Hooi
出版: (2003) -
Hybrid Diagnosis Model To Determine Fault Isolation For Scan Chain Failure Analysis On 22nm Fabrication Process
由: Victor Paulraj, Eric Paulraj
出版: (2016)