Design And Simulation Of Low Power Comparator Using Dtts And Mtscstack Technques
Permintaan untuk pembanding berkuasa rendah dan berkelajuan tinggi dalam penukar analog ke digital (ADC) sedang berkembang dengan pesat. Pembanding adalah blok yang penting dalam ADC. Penggunaan kuasa yang rendah telah menjadi perhatian utama teknologi terkini bagi alat-alat elektronik yang berop...
Saved in:
Main Author: | Krishnan, Pragash Mayar |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/40695/1/Design_And_Simulation_Of_Low_Power_Comparator_Using_Dtts_And_Mtscstack_Technques.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga
by: Niun, Cheah How
Published: (2016) -
Modeling And Control Of Lane Keeping System For Autonomous Vehicle
by: Ahmed, Sharmin
Published: (2016) -
Design method to transmit and receive source synchronous signals using source asynchronous
by: Ramachandran, Nathan
Published: (2013) -
Hybrid dynamic phase alignment scheme to improve sampling resolution for 1.25 gHz source synchronous interface
by: Lim , Kok Chean
Published: (2013) -
QYPS HPS Interconnect verification methodology for SOC FPGA
by: Loh , Tat Jen
Published: (2013)